

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Applicant:

Harlan T. Beverly et al.

Art Unit:

2662

Serial No.:

10/081,748

Examiner:

Habte Mered

Filed:

For:

February 22, 2002

Docket:

ITL.0703US P13939

Synchronizing and Converting

the Size of Data Frames

Assignee:

Intel Corporation

Mail Stop Amendment
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

DECLARATION OF PERCY WONG

Siz

- I, Percy Wong, do declare as follows:
- I am an inventor of U.S. patent application 10/081,748, filed February 22, 2002 for Synchronizing and Converting the Size of Data Frames.
 - 2. I am employed by Intel Corporation, the Assignee of the application.
- 3. A true and correct copy of an invention disclosure related to the above application is attached as Exhibit A. Exhibit A was prepared before October 12, 2001. The dates on the document are redacted.
- Exhibit A shows all of the elements of claim 1, including receiving a data frame of a first size, such as 64 bits, de-multiplexing the data frame, writing blocks of the de-multiplexed data frame at the first size into a register, reading blocks of a second data size, different from the

first data size from the register multiplexing said blocks to form an output data frame of a second size. This is shown in Figure 1 of the disclosure where the input data size is 64 bits, the output data size is 64 bits, a 1:33 de-mux is for de-multiplexing the data frame, a register 2112 is the register that the blocks are written into after de-multiplexing at the first size and the multiplexer is the 32:1 multiplexer also shown in Figure 1. The elements of claim 11 are also shown. The subject matter of claims 1-22 was invented prior to October 12, 2001.

- 5. The invention disclosure to obtain patent protection was submitted before October 12, 2001. I never intended to abandon, suppress, or conceal my invention.
- 6. I declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and, further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom

Pate: 6-28-06

Percy Wong

ANVENTION DISCLOSU ATTORNEY CLIENT PRIVILEGED COMMUNICATION located at http://legal.intel.com

NCT/NCG/PWG/ADC

PATENT DATABASE GROUP

It is important to provide accurate and detailed information on this form. The information HITEL USEGA EVERAM your invention for possible filing as a patent application. When completed and signed, please return this form to the Legal Department at JF3-147. You can submit electronically via e-mail to "invention disclosure submission" if all of the information is electronic, including drawings and supervisor approval. If you have any questions,

nventor: Beverly	Harlan			Middle Initial
Last Name		First Name		
7.0 407 0490	M/S: ANL1-C7	Fax # <u>512-4</u>	52-5592	NO V
Citizenship: <u>U.S.A.</u> Inventor E-Mail Address: <u>harlan.t.beve</u>	erly@intel.com			
		1 COULTY	United Stat	es of America
City <u>McDade</u> *Corporate Level Group (e.g. IAG, NC	G, NBG) ICG	Division PNG 100	3811-6 Su	division AUC-Austin
Corporate Level Group (e.g. IAG, NC Supervisor Quang Le	WWID 10676072	Phone <u>5</u>	2-407-2131	M/S: ANL1-U8
Supervisor Quantite				
	Percy			W Middle Initial
Inventor: Wong Last Name	1 C/O	First Name		
Phone <u>512-407-2142</u>	M/S: ANL1-C7	Fax # <u>512-4</u>	52-5592	
	WWID: 10676465	Contractor	YES	NO x
Citizeriship. Ook	- Cintal com			
Home Address: 3400 Oxen Court City Austin				
City Austin		military BNG 100-	3811-6 SL	bdivision ADC-Austin
/ IA	re NRGV ICG	Division Ping 100-		
Corporate Level Group (e.g. IAG, N Supervisor Quang Le *If you are unsure	www.D_10676072 of this information, pl	Phone 5	th your m	M/S: ANL1-C8
*If you are unsure (PROVIDE SAME INFO	e of this information, pl	Phone 5	th your m	m/s: ANL1-C8 anager. INVENTOR)
Supervisor* Quanq Le *If you are unsure	e of this information, pl	Phone 5	th your m	m/s: ANL1-C8 anager. INVENTOR)
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (www.D_10676072 www.D_10676072 of this information, pl commation AS ABOVE	Phone Sease discuss with FOR EACH AD	th your m	m/s: ANL1-C8 anager. INVENTOR)
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of convert What technology/product/process (www.D_10676072 of this information, please of the code name) does it relate to	Phone 5 Phone 5 Phone 5 Phone 5 Phone 5	th your m	m/s: <u>ANL1-C8</u> anager. INVENTOR)
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (Ethernet, Networking	www.D_10676072 of this information, please of this information, please of this information, please of the information and the technology area of the investment of the technology area of the investment of the i	Phone 5 Phone 5 Phone 5 Phone 5 Phone 5	th your m	m/s: <u>ANL1-C8</u> anager. INVENTOR)
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (Ethernet, Networking Include several key words to describe	www.D_10676072 www.D_10676072 of this information, pl code name) does it relate to the technology area of the invalidation	Phone 5	th your m DITIONAL can):	anager. INVENTOR)
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (Ethernet, Networking Include several key words to describe 10GBASE-R, 64B/66B code, Physical Stage of development (i.e. % compared to the co	www.D_10676072 www.D_10676072 of this information, pl control AS ABOVE ting a 64-bit frame into a 66-b code name) does it relate to the technology area of the involutioning Sublayer (PCS) plete, simulations done, test	Phone Services with the specific if you wention in addition to service to chips if any, etc.):	th your m DITIONAL can): # 3 above:	anager. INVENTOR)
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (Ethernet, Networking Include several key words to describe 10GBASE-R, 64B/66B code, Physical Stage of development (i.e. % compared to the convertion of	www.D_10676072 www.D_10676072 of this information, pl control AS ABOVE ting a 64-bit frame into a 66-b code name) does it relate to the technology area of the involution been or will it shortly	Phone Services with the specific of the specif	th your m DITIONAL can): 3 above:	anager. INVENTOR)
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (Ethernet, Networking Include several key words to describe 10GBASE-R, 64B/66B code, Physical Stage of development (i.e. % compared to the com	www.D_10676072 www.D_10676072 of this information, pl conting a 64-bit frame into a 66-b code name) does it relate to the technology area of the involution been, or will it shortly If YES, was the manu-	Phone Sease discuss will reme to the specific if you rention in addition to season to the chips if any, etc.): be, published outsingscript submitted for processing the content of the chips if any etc.):	th your m DITIONAL can): # 3 above:	anager. INVENTOR) OGigabit, IEEE802.3ae, plete, simulations done.
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (Ethernet, Networking Include several key words to describe 10GBASE-R, 64B/66B code, Physical Stage of development (i.e. % compared to the com	www.D_10676072 www.D_10676072 of this information, pl conting a 64-bit frame into a 66-b code name) does it relate to the technology area of the involution been, or will it shortly If YES, was the manu-	Phone Sease discuss will reme to the specific if you rention in addition to season to the chips if any, etc.): be, published outsingscript submitted for processing the content of the chips if any etc.):	th your m DITIONAL can): # 3 above:	anager. INVENTOR) OGigabit, IEEE802.3ae, plete, simulations done.
*If you are unsure (PROVIDE SAME INFO Title of Invention: Method of conver What technology/product/process (Ethernet, Networking Include several key words to describe 10GBASE-R, 64B/66B code, Physical Stage of development (i.e. % compared to the convertion of	www.D_10676072 www.D_10676072 of this information, place of this information, place of this information, place of the information a 66-best code name) does it relate to the technology area of the involutional Coding Sublayer (PCS) olete, simulations done, test of the information been, or will it shortly the YES, was the manual AND THE DATE PUBLISHED desold or planned to be use	Phone Services will be specific if you wention in addition to service to chips if any, etc.): be, published outsing script submitted for published or other submitte	th your m DITIONAL can): # 3 above:	anager. INVENTOR) OGigabit, IEEE802.3ae, plete, simulations done.

	YES: X Name of SIG/Standard/Specification: IEEE802.3ae
NO: _	YES: A Raine of Storotation and the of tapeout? December 2001
(d) If the	invention is embodied in a semiconductor device, actual or anticipated date of tapeout? <u>December 2001</u>
(-) If the	invention is software, actual or anticipated date of any beta tests outside Intel N/A
	the property of the state of th
	nvention conceived or constructed in collaboration with anythe other than the more of a project involving entities other than Intel, e.g. government, other companies, universities tia? NO: X YES: Name of individual or entity:
la thia inu	pation related to any other invention disclosure that you have recently submitted? If so, please give the title and
inventors:	N/A.
· · · · · · · · · · · · · · · · · · ·	***************************************
	PLEASE READ AND FOLLOW THE DIRECTIONS ON
	HOW TO WRITE A DESCRIPTION OF YOUR INVENTION
lease att	ach a description of the invention to this form and include the following information:
	Describe in detail what the components of the invention are and how the
1.	invention works.
2.	Describe advantage(s) of your invention over what is done now.
	YOU MUST include at least one figure illustrating the invention.
2. 3.	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart
	YOU MUST include at least one figure illustrating the invention.
3.	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.
	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm. Value of your invention to Intel (how will it be used?).
3.	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.
3. 4.	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm. Value of your invention to Intel (how will it be used?). Explain how your invention is novel. If the technology itself is not new,
3.4.5.6.	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm. Value of your invention to Intel (how will it be used?). Explain how your invention is novel. If the technology itself is not new, explain what makes it different. Identify the closest or most pertinent prior art that you are aware of.
4. 5.	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm. Value of your invention to Intel (how will it be used?). Explain how your invention is novel. If the technology itself is not new, explain what makes it different.
3.4.5.6.7.	YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm. Value of your invention to Intel (how will it be used?). Explain how your invention is novel. If the technology itself is not new, explain what makes it different. Identify the closest or most pertinent prior art that you are aware of.

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID

3. Figures or Flowcharts




Figure 1: The 64-bit to 66-bit Converter

4. Value to Intel

This design is critical to all 10Gig products that conform to the IEEE802.3ae standard that supports 10GBASE-R. It is being used by the Calypso project.

5. Novelty

It is novel in the sense that its purpose was really never needed before until the IEEE802.3ae standard started working out solutions for 10Gigabit Ethernet. The standard basically requires that a solution be able to convert a 16-bit data frame into a 66-bit data frame. In this design, the 16-bit data is clocked at ~644 MHz and is converted to 64-bit data frames. This high-speed bus converter is handled by custom IP logic. The 64-bit data frame is then required to be converted to a 66-bit data frame. It is here that this solution becomes novel in being able to solve this conversion.

6. Prior Art

None.

7. Who use/ Detection

It would be difficult to detect use of this implementation in hardware or software without some from of silicon reverse engineering.

Method of Converting A 64-bit Frame Into A 66-bit Frame

By: Harlan T. Beverly & Percy Wong

1. Description

This invention is part of the IEEE802.3ae Physical Coding Sub-layer (PCS) implementation. It is a solution to the 64B/66B coding scheme. The purpose of the 64B/66B encoding/decoding scheme is to preserve the integrity of the information and allow for later synchronization. The basic function of this invention is to reliably convert streaming 64-bit frames of data into 66-bit frames of data without losing bits or causing any stalls. The invention uses a 2112-bit register. The conversion occurs by having 64-bit writes to the 2112-bit register occur at a clock frequency of register. This same register is simultaneously read at 66-bit blocks at a clock frequency of 156.25 MHz. This calculated data width and frequency allows for a seamless conversion. A write pointer clocked at 161.13281 MHz controls where within the 2112-bit register the next 64-bit block is written. Likewise, a read pointer clocked at 156.25 MHz controls where the next 66-bit read is to occur. There are specific 64 bit lanes on the write side and specific 66 bit lanes on the read side. The 2112-bit register is chosen because it allows for an exact multiple of both 64 and 66, or 33 64bit locations which is equivalent to 32 66bit locations. This allows for lanes to directly map to 64 bits on the "write" side and 66 bits on the "read" side. Muxes are used to direct where the write and read is to occur.

2. Advantages

The advantages of this method are its simplicity and reliability. Its components consist of a large register, multiplexers, and two counters. It also provides a solution necessitated by the IEEE802.3ae standard for 10GBASE-R.

Another advantage is that it relaxes timing requirements of each mux because there is a register between the two muxes, effectively halfing the timing requirements of each mux.

The final advantage of this method is that by keeping the read and write pointers separated (creating a buffer), this method allows for any minor clock skews which may occur in the system.